

INTERNATIONAL
STANDARD

ISO/IEC
11518-1

First edition
1995-06-01

**Information technology —
High-Performance Parallel Interface —**

Part 1:

Mechanical, electrical and signalling protocol
specification (HIPPI-PH)

*Technologies de l'information — Interface parallèle à haute
performance —*

*Partie 1: Spécification du protocole mécanique, électrique et de
signalisation (HIPPI-PH)*



Reference number
ISO/IEC 11518-1:1995(E)

Contents	Page
Foreword	v
Introduction	vi
1 Scope	1
2 Definitions, editorial conventions, and abbreviations	1
3 HIPPI structure	2
3.1 Configuration characteristics	2
3.2 Logical framing hierarchy	2
4 Service interface	2
4.1 Service primitives	2
4.2 Sequences of primitives	3
4.3 Service primitives summary	3
4.4 Operational sequences	3
4.5 Initiate connection service primitives	4
4.6 Complete the connection service primitives	4
4.7 Flow control service primitives	5
4.8 Packet service primitives	6
4.9 Data transfer service primitives	7
4.10 Hangup service primitives	7
4.11 Control service primitives	8
4.12 Status service primitives	9
5 Interface format and signals	10
5.1 Physical framing hierarchy	10
5.2 Data rate options	11
5.3 Usage of signals	11
5.4 Error detection	13
6 State transitions	14
6.1 State exit	14
6.2 Interlocks	14
6.3 Source READY pseudo-code	14
6.4 Destination READY pseudo-code	14
6.5 Source pseudo-code	15
6.6 Destination pseudo-code	18
7 Timing	21
7.1 Source CLOCK signal	21
7.2 Destination CLOCK signal	22
7.3 DATA BUS and PARITY BUS timing	22
7.4 Source control signals	22
7.5 I-Field information	22
7.6 LLRC	22
7.7 Destination control signals	22
7.8 Source wait gaps	22
7.9 Destination wait gaps	22
8 Physical characteristics	23
8.1 Differential circuit characteristics	23
8.2 INTERCONNECT signal characteristics	24
8.3 Ground signals	24
8.4 Reserved signals	24
8.5 Cable specifications	24
8.6 Cable grounding	25
8.7 Connector specifications	25
8.8 Connector pin assignments	25

© ISO/IEC 1995

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

ISO/IEC Copyright Office • Case postale 56 • CH-1211 Genève 20 • Switzerland
 Printed in Switzerland

Annex A	Waveform examples	29
A.1	Introduction	29
A.2	Connection and start packet.....	29
A.3	End burst, start burst.....	30
A.4	End burst, end packet, start packet, start burst	31
A.5	End burst, end packet, disconnect	31
A.6	Illegal end termination	32
A.7	Rejected connection sequence.....	32
A.8	Aborted connection sequence	33
Annex B	Implementation suggestions	34
B.1	Data rate option control	34
B.2	Source READY counter	34
B.3	I-Field sampling.....	34
B.4	Short bursts.....	34
B.5	Switching and the I-Field	35
B.6	Byte ordering.....	35
Annex C	Error checking	36
C.1	Byte parity.....	36
C.2	LLRC	36
C.3	Burst length check	36
C.4	Sample LLRC circuit.....	36
Annex D	Propagation delay calculation example	38
D.1	CLOCK.....	38
D.2	Loading data	38
D.3	Cable skew	38
D.4	Setup time	38
D.5	Hold time	38
D.6	Tuning delay.....	38
Annex E	Component options	40
E.1	Cable availability and colour coding.....	40
E.2	Cable lengths	40
E.3	Connector alignment guide.....	40
E.4	Maximum connector footprint.....	40
E.5	Connector availability.....	40
E.6	Connector jackscrew torque.....	40
E.7	Line driver and receiver availability	40
	Alphabetical index.....	43